

FIG. 1





FIG. 2

FIG. 3

24

INSTRUCTION MNEMONIC	INSTRUCTION CODE		INSTRUCTION LENGTH	EXISTING /NEW
MOV.L Rm, @(disp4, Rn)	0001:nnnn	mmmm: dddd	16bit	EXISTING
MOV #imm8, Rn	1110:nnnn	iiii iii	16bit	EXISTING
MOV.L Rm, @(disp12, Rn)	0010:nnnn	mmmm: 0011 0010 dddd dddd	32bit	NEW
MOV.L #imm20, Rn	0000:nnnn	iiii 0001 iiiiiiii iiiiiiii	32bit	NEW
MOV.L #imm3, @(disp12, Rn)	0001:0000	mmmm: 0000 0iii dddd dddd	32bit	NEW

30

31

32

33

34

FIG. 4





FIG. 5

FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11

